I. INTRODUCTION

M
ODERN Mosfet geometries, such as FinFET and tri-gate FETs, have been introduced to increase packing density and reduce short-channel effects [1] , [2] . The Si fins serving as the body in these devices are controlled by a gate from two or three surfaces. This allows better electrostatic control as well as higher current drive for the same footprint [2] and eliminates the problems associated with defects and fixed charges at the interface of Si and shallow trench isolation (STI), which lead to peripheral leakage currents in narrow planar FETs [3] - [5] , which are used in certain applications such as SRAM cells [6] . Tri-gate FETs, FinFETs and planar FETs can be fabricated using silicon on insulator or bulk approaches. Bulk devices do not suffer as much from problems associated with self-heating and charge-trapping, as they are thermally and electrically anchored to the substrate. While body contacts can be used to electrostatically control the threshold voltage (V T ) of planar devices, 3-D geometries are very insensitive to substrate bias as their body is completely controlled by the gate. Double-gate approaches, using two independently controlled gates sandwiching the body of the device, have been demonstrated earlier for dynamic V T control or multi-input operation [7] - [10] . Integration of an independently controlled side-gate surrounding the body of the FET (see Fig. 1 ) enables an alternative approach to suppress leakage currents, realize electrostatic V T control and multi-input functionality [11] , [12] . In this geometry, the side-gate is used to accumulate the side-interfaces, passivating the interface defects and countering the impact of positive fixed charges for nFETs. This approach has been shown to suppress leakage currents to < 50 fA at ∼ 70 nm gate length using Si 3 N 4 as side-dielectric and STI [11] (see Fig. 2 ).
In narrow channel devices, significant V T control and reduced short channel effects have been observed, attributed to accumulation of the whole body [13] . However, a 3-D model of accumulated body FETs has been missing to explain how the side-gate and the channel interact and how the planar nature of the channel is impacted. This computational study, at 10-nm regime, highlights the significant increase in source barrier height by accumulation of the body of narrow devices and suppression of the edge effects caused by positive interface fixed charges.
II. DEVICE STRUCTURE AND SIMULATION
Simulated structures are bulk Si planar n-channel MOSFETs (N A = 1 × 10 18 cm −3 ) with channel widths (W) of 10 and 30 nm, and gate lengths (L) of 15, 40 and 50 nm. Highlydoped polysilicon side-gate is separated from the body by 16 nm of SiO 2 . Gate SiO 2 thickness (t ox ) is 2.8 nm. The structures were generated using process simulations [14] as summarized in Fig. 3 .
Source and drain regions are generated with low-energy arsenic implantation to form low drain doping (LDD) extension, followed by Si 3 N 4 spacer formation and a high energy arsenic implantation. The LDD has a ∼30 nm junction depth and a peak doping level of 1.25 × 10 20 cm −3 , whereas the high energy implants have a junction depth of ∼185 nm and a peak doping level of 4 × 10 20 cm −3 . In addition, between the LDD extension and source/drain implantation processes, four Boron halo implantation steps with 0.5 × 10 13 cm −2 dose, and 20 keV energy with four rotations are simulated. After the ion implantation process simulation (see Fig. 3(f) ), the gate and side-gate polysilicon are assigned uniform doping values of 1 × 10 20 cm −3 . This improves convergence for electrical device simulations. 
Steady-state device simulations are conducted using quantum-corrected drift-diffusion models in Synopsys Sentaurus Device [14] . The Poisson and current continuity equations are solved self-consistently to find the current and potential throughout the device [14] . The Modified Local Density Approximation method [14] , [15] is used to account for quantum confinement effects in narrow channels. This technique was adopted despite the fact that in literature, it is shown that Schrödinger-Poisson solvers provide a more accurate charge density distribution. Same literature, however, points out that current-voltage characteristics are usually comparable to quantum correction techniques [15] - [17] .
Philips unified mobility model [18] is used with mobility degradation due to doping and electric field [18] , [19] . Shockley-Read-Hall recombination model is used for generation-recombination processes. Lattice temperature of 300 K and no interface positive fixed charges are assumed except when noted otherwise.
III. RESULTS AND DISCUSSION
A. Channel and Body Electrostatics
The off-current and V T of a MOSFET are directly related to the source energy barrier. This barrier may be lower in the edges of the active region, near the Si-SiO 2 interface, due to positive fixed charges and edge effects [3] , leading to increased leakage currents. In an accumulated body nMOSFET, a negatively biased side-gate attracts majority carriers from the body, accumulating the Si-STI interfaces; with sufficient bias, the whole body can be accumulated starting from the narrower sections of the device (see Fig. 4) .
Accumulation of the interfaces and body increases the source barrier height in the channel starting at the edges. This effect decreases leakage currents and drain induced barrier lowering (DIBL), and increases the V T (see Fig. 5 ).
This accumulation can be controlled by the side-gate bias, as well as by work function engineering of the side-gate. Fig. 6 shows the transfer characteristics for two extreme cases achievable by doping of the polysilicon side-gate as n + and p + . An n + side-gate causes depletion at the body-STI interface at V side = 0 V, which leads to severe performance degradation due to very For V sid e = 0 V, the n-type side-gate device shows a drastically degraded off-current compared to the conventional MOSFET due to depletion the side-gate causes at the side interfaces. Cyan and yellow shadings show the difference between n + and p + side-gates for V sid e = 0 V and V sid e = −2 V, respectively.
high off-current. In the case of a p + side-gate, however, offcurrent improvement is observed even at V side = 0 V due to side-gate's higher work function (see Fig. 6 ).
Smaller foot-print static-V T devices can be fabricated without a side-gate contact and the V T can be set by adjusting the work function of the side-gate.
B. Electrical Characteristics
Transfer characteristics for an nFET with W = 10 nm and L = 15 nm with a p + side-gate show the suppression of leakage currents, leading to an improved SS, and a shift in V T obtained with increasing negative side-gate bias (see Fig. 7 ). As expected, and also observed experimentally, V T shift sensitivity (ΔV T /V side ) decreases with increasing side-gate bias [20] . The average V T shift for the device in Fig. 7 is ∼0.3 V per volt applied to the side-gate. For the same device, SS decreases by ∼20% per volt applied to the side-gate and DIBL decreases by ∼30% for these devices (see Fig. 8 ). At a width of 30 nm, the effect of the side-gate is much smaller and only becomes significant in the presence of interface positive fixed charges.
Above threshold, however, increased side-gate bias leads to stronger confinement of carriers due to the enhanced vertical field, increasing the surface roughness scattering and degrading the current drive (see Figs. 7 and 9 ). For higher drain voltages, where carriers normally are not as strongly confined to the surface channel, accumulation provided by the side-gate has a positive effect, keeping the channel from over-broadening after 
C. Side-Gate Versus Substrate Biasing
Substrate biasing has been traditionally used for dynamic V T control for bulk Si MOSFETs. For an nMOSFET, V T can be increased by applying a negative bias on the substrate.
However, this also yields to widening of the depletion regions, aggravating short channel effects; and increased drain to substrate field results in leakage by band-to-band tunneling. Moreover, V T sensitivity to substrate is a strong function of channel doping and degrades for MOSFETs with low bodydoping [22] - [24] .
Side-gate biasing, on the other hand, provides capacitive coupling to the body through a relatively thick dielectric with minimal tunneling leakage current and increased coupling to the substrate (i.e., reduced depletion depth) by accumulation of the body. For a narrow device, the V T shift achieved by the sidegate bias is significantly stronger than what is achievable by the substrate bias (see Fig. 11 ). Both biasing schemes, however, can be combined to achieve an even stronger V T tuning. In narrow channel devices, the body can be completely depleted by the side-gate to substrate capacitor (see Fig. 12(b) ). As V side approaches V sub (see Fig. 12(c) ), side-gate starts accumulating parts of the body, increasing the coupling to the substrate and effectively provide electrostatic doping. 
D. CMOS Performance and Comparison With Alternatives
Side-gate's spacer-like geometry ensures strong coupling to the channel while reducing parasitic capacitance to the gate. This added capacitance, however, is important for gate delays. C-V characteristics of the gate of a narrow device (see Fig. 13(a) ) shows a constant capacitance increase with the introduction of the side gate. When translated into intrinsic gate delay (CV/I), conventional FET results in 12.9 ps, which increases to 32.2 ps for an accumulated body FET with the side-gate biased at −3 V. The main reason of the slowdown is lower output current with the side-gate bias, as explained in Section III-B. On the other hand, accumulated body FETs can be fabricated to have shorter gate lengths for the same leakage performance which may compensate for this increase in parasitic capacitance.
To understand how accumulated body FETs fit into the current technology trends, a comparative numerical analysis with FinFETs and wide planar FETs are also conducted. When a Fin-FET is formed by replacing the gate of a narrow and short FET (W = 10 nm, L = 15 nm) (see Fig. 13(b) ), it is seen that FinFET provides superior electrostatic control of the channel resulting in better subthreshold characteristics. This effect, however, exists in the expense of sensitivity to substrate bias and with a V T that cannot be changed dynamically.
Analysis of a wide (W = 100 nm) planar FET with a short gate length (L = 15 nm) shows, on the other hand, degraded off current and short channel characteristics with a min/max current ratio of ∼ 10 2 which fares far less than the ∼ 10 10 ratio achieved by the accumulated body FET (see Fig. 13(b) ).
E. Temperature Dependence and the Effect of Interface Positive Fixed Charges
High temperature behavior of accumulated body MOSFETs are investigated taking temperature into account for mobility degradation and increased generation in Philips Unified Mobility and in Shockley-Read-Hall recombination models, respectively. At higher temperatures, increased thermal carrier generation leads to increased off current and degraded SS in FETs. A negative side-gate bias suppresses off current and improves SS by accumulating the body [25] .
The results indicate that, even at high temperatures (e.g., at 600 K), where conventional MOSFETs fail to properly turn off, an accumulated body MOSFET with V side = −3 V shows an I max /I min ratio of over three orders of magnitude (see Fig. 14) .
A side-gate structure is also useful in passivating the positive fixed charges on the Si-SiO 2 interface of body and STI, suppressing the leakage currents at the side interfaces. These interfaces are prone to have more defects and fixed charges due to damage from the reactive ion etch process used to define the Si fin and the low-temperature STI deposition [3] . Although different techniques, such as hydrogenation of dangling bonds at the Si surface have been used to alleviate the fixed charge problem [5] , it remains an issue for scaled nMOSFETs.
A negative bias on the side-gate can be used to passivate the defects and to compensate for the positive fixed charges.
To analyze this effect, we have simulated devices with an imposed positive fixed charge sheet of 1 × 10 12 e − /cm 2 at the SiSiO 2 interfaces. The results show an improvement in I max /I min ratio by 10 4 -10 10 times for V side = 0 to −3 V, mainly due to suppression of leakage currents (see Fig. 15 ). The improvements in the off-current (see Fig. 16 ) are in line with the experimental characteristics for an accumulated body FET with SiN-based dielectric (see Fig. 2 ). Hence, passivation of the side interfaces with side-gate biasing can enable the use of alternative dielectric materials for isolation for various applications. For example, accumulated body MOSFETs can be monolithically integrated with micro/nano-fluidic systems using a Si 3 N 4 STI so that a sacrificial silicon dioxide layer can be used to form tunnels and removed afterwards in buffered oxide etch, for highly sensitive chemical and biological sensors [13] . 
IV. SUMMARY AND CONCLUSION
Accumulated body approach via an independently controlled side-gate has been experimentally demonstrated to significantly suppress leakage currents at <70 nm gate length bulk Si MOSFETs with very high side-interface fixed charge densities [13] . The 3-D computational analysis results reported in this work capture the general accumulated body device behavior and provide insight to possible design approaches to extend the use of planar MOSFETs down to the 10-nm regime using a modified STI scheme. The earlier experimental work utilizing n + side-gate required V side < −1 V to effectively suppress leakage currents [12] , [13] . The use of p + side-gate is demonstrated to give a significant reduction in leakage currents even if it is not biased, due to the work function difference between the body and the side-gate, hence V T adjustments can be achieved through work function of the side-gates during device fabrication.
The simulation results show significant increase in the source barrier height even in the center of the device. The improvement in SS is due to suppression of leakage currents to < 1 fA while the improvement in DIBL is due to suppressed drain coupling to the channel with reduced depletion depth by accumulation of the body. The improvement is even more pronounced when compared to wide and short planar FETs for which the increased off currents degrade subthreshold characteristics sharply. With accumulated body FETs, threshold voltage control over 1 V range is predicted down to <15 nm gate length. Output conductance is reduced with increased side-gate bias due to suppressed short channel effects as well as increased surface roughness scattering with increased vertical field for the same carrier concentration.
The device response to substrate bias depends on the relative side-gate bias since the depletion depth is controlled by the side-gate if V side < V sub . For large negative side-gate biases, the side interfaces and the body experiences significant accumulation by majority carriers. It is also possible to achieve a fully-depleted body if V side > V sub while keeping the source to substrate diode reverse biased (V sub < V s ). Hence, depletion capacitances and substrate sensitivity can be significantly controlled with the side-gate. When compared to FinFETs, which show negligible response to substrate biasing, this feature of accumulated body FETs is appealing for certain applications requiring dynamic V T control, although side-gate parasitic capacitance is a factor worth considering for high speed applications. Using the accumulated body approach is also predicted to enable higher temperature operation by maintaining I max /I min > 10 3 at T = 600 K. Suppression of leakage currents is responsible for the overall improvement in I max /I min with a value of > 10 6 for devices with very low side-interface fixed charge densities. This improvement is > 10 10 for FETs with interface positive fixed charge densities in the order of 10 12 cm −2 , confirming the experimental results using Si 3 N 4 as the side-insulation and STI material [13] . The flexibility in STI dielectric, then, enables integration of accumulated body FETs to systems with different material needs [11] , [26] .
Based on our 3-D computational analysis presented here, we conclude that accumulated body approach provides significant electrostatic control of V T and suppression of leakage currents for devices below 15-nm scale, and enables arbitrary STI materials as well as a wider temperature range for reliable operation.
